MMDF2P02E
POWER MOSFET SWITCHING
Switching behavior is most easily modeled and predicted
by recognizing that the power MOSFET is charge
controlled. The lengths of various switching intervals ( D t)
are determined by how fast the FET input capacitance can
be charged by current from the generator.
The published capacitance data is difficult to use for
calculating rise and fall because drain ? gate capacitance
varies greatly with applied voltage. Accordingly, gate
charge data is used. In most cases, a satisfactory estimate of
average input current (I G(AV) ) can be made from a
rudimentary analysis of the drive circuit so that
t = Q/I G(AV)
During the rise and fall time interval when switching a
resistive load, V GS remains virtually constant at a level
known as the plateau voltage, V SGP . Therefore, rise and fall
times may be approximated by the following:
t r = Q 2 x R G /(V GG ? V GSP )
t f = Q 2 x R G /V GSP
where
V GG = the gate drive voltage, which varies from zero to V GG
R G = the gate drive resistance
and Q 2 and V GSP are read from the gate charge curve.
During the turn ? on and turn ? off delay times, gate current is
not constant. The simplest calculation uses appropriate
values from the capacitance curves in a standard equation for
voltage change in an RC network. The equations are:
t d(on) = R G C iss In [V GG /(V GG ? V GSP )]
t d(off) = R G C iss In (V GG /V GSP )
The capacitance (C iss ) is read from the capacitance curve at
a voltage corresponding to the off ? state condition when
calculating t d(on) and is read at a voltage corresponding to the
on ? state when calculating t d(off) .
At high switching speeds, parasitic circuit elements
complicate the analysis. The inductance of the MOSFET
source lead, inside the package and in the circuit wiring
which is common to both the drain and gate current paths,
produces a voltage at the source which reduces the gate drive
current. The voltage is determined by Ldi/dt, but since di/dt
is a function of drain current, the mathematical solution is
complex. The MOSFET output capacitance also
complicates the mathematics. And finally, MOSFETs have
finite internal gate resistance which effectively adds to the
resistance of the driving source, but the internal resistance
is difficult to measure and, consequently, is not specified.
1000
800
V DS = 0 V
C iss
V GS = 0 V
T J = 25 ° C
12
QT
16
9
V DS
V GS
12
600
400
C rss
C iss
6
Q1
Q2
8
200
C oss
C rss
3
Q3
I D = 2 A
T J = 25 ° C
4
0
10
5
0
5
10
15
20
25
30
0
0
2
4 6 8
10
0
12
V GS
V DS
Q g , TOTAL GATE CHARGE (nC)
GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)
Figure 7. Capacitance Variation
Figure 8. Gate ? to ? Source and
Drain ? to ? Source Voltage versus Total Charge
http://onsemi.com
4
相关PDF资料
MMDF2P02HDR2G MOSFET P-CH DUAL 3.3A 20V 8SOIC
MMDF3N02HDR2G MOSFET PWR P-CH 20V 3.8A 8-SOIC
MMDF3N04HDR2G MOSFET N-CH DUAL 3.4A 40V 8SOIC
MMDFS6N303R2 MOSFET N-CH 30V 6A 8-SOIC
MMFT5P03HDT1 MOSFET P-CH 30V 3.7A SOT223
MMFT960T1 MOSFET N-CH 60V 300MA SOT223
MMG3002NT1 IC AMP RF GP 3600MHZ 5.2V SOT-89
MMG3006NT1 TRANS GPA 33DBM 16-QFN
相关代理商/技术参数
MMDF2P02ER2G-ND 制造商:ON Semiconductor 功能描述:
MMDF2P02HD 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Power MOSFET 2 Amps, 20 Volts P−Channel SO−8, Dual
MMDF2P02HDR2 功能描述:MOSFET 20V 2A P-Channel RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MMDF2P02HDR2G 功能描述:MOSFET PFET SO8D 20V 3.3A 160mOhm RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
MMDF2P03HD 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Power MOSFET 2 Amps, 30 Volts Pa??Channel SOa??8, Dual
MMDF2P03HDR2 制造商:ON Semiconductor 功能描述:
MMDF3200Z 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:DUAL TMOS POWER MOSFET 11.5 AMPERES 20 VOLTS
MMDF3207 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:DUAL TMOS POWER MOSFET 7.8 AMPERES 20 VOLTS